XC2C384-10TQG144C

CPLD, CoolRunner-II Family, 9K Gates, 384 Macro Cells, 125MHz, 0.18um, 1.8V, 144-Pin TQFP, XC2C384-10TQG144C

Rated 5 Rating 5 | reviews | Write a review

Price:: US $20.00~25.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $20.00~25.00

PartNumber:: XC2C384-10TQG144C

Brand:: Xilinx, Inc - Xilinx | Pack: DIP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ouyang's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-05-29

From Other Seller

Part Number:XC2C384-10TQG144C
US $20.00 - 25.00
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
HCPL-7800A

US $2.50 - 4.10 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC2C384-10TQG144C belongs to the highly uniform family of fast, low power CPLD. The underlying architecture is a traditional CPLD architecture combining macrocells into Function Blocks (FBs) interconnected with a global routing matrix, the Xilinx Advanced Interconnect Matrix (AIM). The Function Blocks use a Programmable Logic Array (PLA) configuration which allows all product terms to be routed and shared among any of the macrocells of the FB.

Parametrics

XC2C384-10TQG144C absolute maxing ratings: (1)VCC Supply voltage relative to GND: min=-0.5V, max=2.0V; (2)VI Input voltage relative to GND: min=0.5V, max=4.0V; (3)TJ Maximum junction temperature: min=40℃, max=150℃; (4)TSTR Storage temperature: min=65℃, max=150℃.

Features

XC2C384-10TQG144C features: (1)Optimized for 1.8V systems: Industry fastest low power CPLD; Densities from 32 to 512 macrocells; (2)ndustry best 0.18 micron CMOS CPLD: Optimized architecture for effective logic synthesis; Multi-voltage I/O operation: 1.5V to 3.3V; (3)Design entry/verification using Xilinx and industry standard CAE tools; (4)Free software support for all densities using Xilinx WebPACK Industry leading nonvolatile 0.18 micron CMOS process: Guaranteed 1,000 program/erase cycles; Guaranteed 20 year data retention.